Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Timing fixes #6

Open
wants to merge 4 commits into
base: master
Choose a base branch
from
Open

Timing fixes #6

wants to merge 4 commits into from

Conversation

ZipCPU
Copy link

@ZipCPU ZipCPU commented Mar 21, 2025

This pull request contains a lot of embarrassing timing fixes. Things like ... signals bypassing the asynchronous FIFO, asynchronous FIFOs running on the wrong clock domain, signals in clock domain X clocked in domain Y, only to be returned to domain X, etc. These fixes are in the data path, so you may struggle to get things working without these fixes.

Also ... I swapped which byte was checked for the correct FIS, used to determine when to update regs and when to send data to the DMA. This could break current sims, and so needs to be double checked.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant