Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Synth updates #2

Merged
merged 11 commits into from
Mar 13, 2025
Merged

Synth updates #2

merged 11 commits into from
Mar 13, 2025

Conversation

ZipCPU
Copy link

@ZipCPU ZipCPU commented Mar 12, 2025

Synthesis updates. SATA PHY updates are still in work, but (should) still pass simulation. Also updated the copyright notices, cleaned up end of line white space, various other fixes.

@ZipCPU
Copy link
Author

ZipCPU commented Mar 12, 2025

Progress: the SATA controller can now be synthesized IF the reference clock is 150MHz. Still no success for the 200MHz reference clock--mostly because the design with the 200MHz reference brings the reference in from a BUFG.

@Sya0 Sya0 merged commit 170b9c6 into Sya0:master Mar 13, 2025
@ZipCPU ZipCPU deleted the synth-updates branch March 15, 2025 12:50
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants