Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Warning when generating with --with-rvf #48

Closed
Tectu opened this issue Mar 23, 2025 · 1 comment
Closed

Warning when generating with --with-rvf #48

Tectu opened this issue Mar 23, 2025 · 1 comment

Comments

@Tectu
Copy link
Contributor

Tectu commented Mar 23, 2025

Generating with the parameters --with-rvm --with-rvf generates the following warning:

[info] [Warning] Name of (toplevel/system_cpu_logic_core/execute_ctrl1_down_FpuFlagsWritebackPlugin__SEL_9_lane0 :  Bool) is invalid in VHDL because it contains a double underscore.
[info] [Warning] Name of (toplevel/system_cpu_logic_core/execute_ctrl1_down_FpuFlagsWritebackPlugin__SEL_6_lane0 :  Bool) is invalid in VHDL because it contains a double underscore.
[info] [Warning] Name of (toplevel/system_cpu_logic_core/execute_ctrl1_down_FpuFlagsWritebackPlugin__SEL_5_lane0 :  Bool) is invalid in VHDL because it contains a double underscore.

Should this be fixed or can we suppress the warning?

@Dolu1990
Copy link
Member

I need to fix it ^^
So long you use verilog => no problem

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants